Wired up TTL converters and corresponding components properly. Should be final now

This commit is contained in:
superminaren 2026-04-04 22:25:40 +02:00
parent 981ac3644f
commit 069ca7aa80
6 changed files with 14084 additions and 119948 deletions

File diff suppressed because it is too large Load Diff

View File

@ -1,7 +1,7 @@
{ {
"board": { "board": {
"active_layer": 2, "active_layer": 2,
"active_layer_preset": "Back Layers", "active_layer_preset": "All Layers",
"auto_track_width": true, "auto_track_width": true,
"hidden_netclasses": [], "hidden_netclasses": [],
"hidden_nets": [], "hidden_nets": [],
@ -50,7 +50,7 @@
"conflict_shadows", "conflict_shadows",
"shapes" "shapes"
], ],
"visible_layers": "00000000_00000000_00000002_2200888c", "visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0 "zone_display_mode": 0
}, },
"git": { "git": {
@ -88,16 +88,16 @@
9 9
], ],
"col_widths": [ "col_widths": [
10, 0,
10, 0,
10, 0,
10, 0,
10, 0,
10, 0,
10, 0,
10, 0,
10, 0,
10 0
], ],
"custom_group_rules": [], "custom_group_rules": [],
"expanded_rows": [], "expanded_rows": [],

View File

@ -613,6 +613,10 @@
[ [
"038eac60-c432-4a46-9e68-0e61aa44e7bf", "038eac60-c432-4a46-9e68-0e61aa44e7bf",
"Root" "Root"
],
[
"f1d06a97-cc23-43e1-aab1-5a16b4a02c03",
"Logic Converters"
] ]
], ],
"text_variables": {} "text_variables": {}

File diff suppressed because it is too large Load Diff

115906
fp-info-cache

File diff suppressed because it is too large Load Diff

3286
logiclevels.kicad_sch Normal file

File diff suppressed because it is too large Load Diff