Superminaren
/
MMDVM
mirror of https://github.com/g4klx/MMDVM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add temporary POCSAG pin definitions for F446 and F722

This commit is contained in:
Andy 2018-07-12 00:59:08 -04:00
parent f705656178
commit 88409dccd2
1 changed files with 26 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
IOSTM.cpp
View File

@ -113,6 +113,7 @@ DMR PC8 output
YSF PA8 output YSF PA8 output
P25 PC9 output P25 PC9 output
NXDN PB1 output NXDN PB1 output
POCSAG PB12 output
RX PA0 analog input RX PA0 analog input
RSSI PA7 analog input RSSI PA7 analog input
@ -145,6 +146,10 @@ EXT_CLK PA15 input
#define PORT_NXDN GPIOB #define PORT_NXDN GPIOB
#define RCC_Per_NXDN RCC_AHB1Periph_GPIOB #define RCC_Per_NXDN RCC_AHB1Periph_GPIOB
#define PIN_POCSAG GPIO_Pin_12
#define PORT_POCSAG GPIOB
#define RCC_Per_POCSAG RCC_AHB1Periph_GPIOB
#define PIN_DSTAR GPIO_Pin_7 #define PIN_DSTAR GPIO_Pin_7
#define PORT_DSTAR GPIOC #define PORT_DSTAR GPIOC
#define RCC_Per_DSTAR RCC_AHB1Periph_GPIOC #define RCC_Per_DSTAR RCC_AHB1Periph_GPIOC
@ -188,6 +193,7 @@ DMR PC8 output
YSF PA8 output YSF PA8 output
P25 PC9 output P25 PC9 output
NXDN PB1 output NXDN PB1 output
POCSAG PB12 output
RX PA0 analog input RX PA0 analog input
RSSI PA7 analog input RSSI PA7 analog input
@ -220,6 +226,10 @@ EXT_CLK PA15 input
#define PORT_NXDN GPIOB #define PORT_NXDN GPIOB
#define RCC_Per_NXDN RCC_AHB1Periph_GPIOB #define RCC_Per_NXDN RCC_AHB1Periph_GPIOB
#define PIN_POCSAG GPIO_Pin_12
#define PORT_POCSAG GPIOB
#define RCC_Per_POCSAG RCC_AHB1Periph_GPIOB
#define PIN_DSTAR GPIO_Pin_7 #define PIN_DSTAR GPIO_Pin_7
#define PORT_DSTAR GPIOC #define PORT_DSTAR GPIOC
#define RCC_Per_DSTAR RCC_AHB1Periph_GPIOC #define RCC_Per_DSTAR RCC_AHB1Periph_GPIOC
@ -263,6 +273,7 @@ DMR PC8 output
YSF PA8 output YSF PA8 output
P25 PC9 output P25 PC9 output
NXDN PB1 output NXDN PB1 output
POCSAG PB12 output
RX PA0 analog input RX PA0 analog input
RSSI PA7 analog input RSSI PA7 analog input
@ -295,6 +306,10 @@ EXT_CLK PA15 input
#define PORT_NXDN GPIOB #define PORT_NXDN GPIOB
#define RCC_Per_NXDN RCC_AHB1Periph_GPIOB #define RCC_Per_NXDN RCC_AHB1Periph_GPIOB
#define PIN_POCSAG GPIO_Pin_12
#define PORT_POCSAG GPIOB
#define RCC_Per_POCSAG RCC_AHB1Periph_GPIOB
#define PIN_DSTAR GPIO_Pin_7 #define PIN_DSTAR GPIO_Pin_7
#define PORT_DSTAR GPIOC #define PORT_DSTAR GPIOC
#define RCC_Per_DSTAR RCC_AHB1Periph_GPIOC #define RCC_Per_DSTAR RCC_AHB1Periph_GPIOC
@ -372,7 +387,7 @@ EXT_CLK PA15 input
#define RCC_Per_NXDN RCC_AHB1Periph_GPIOB #define RCC_Per_NXDN RCC_AHB1Periph_GPIOB
#define PIN_POCSAG GPIO_Pin_12 #define PIN_POCSAG GPIO_Pin_12
#define PORT_NXDN GPIOB #define PORT_POCSAG GPIOB
#define RCC_Per_POCSAG RCC_AHB1Periph_GPIOB #define RCC_Per_POCSAG RCC_AHB1Periph_GPIOB
#define PIN_DSTAR GPIO_Pin_7 #define PIN_DSTAR GPIO_Pin_7
@ -420,6 +435,7 @@ DMR PB4 output CN10 Pin27
YSF PB5 output CN10 Pin29 YSF PB5 output CN10 Pin29
P25 PB3 output CN10 Pin31 P25 PB3 output CN10 Pin31
NXDN PA10 output CN10 Pin33 NXDN PA10 output CN10 Pin33
POCSAG PB12 output
MDSTAR PC4 output CN10 Pin34 MDSTAR PC4 output CN10 Pin34
MDMR PC5 output CN10 Pin6 MDMR PC5 output CN10 Pin6
@ -458,6 +474,10 @@ EXT_CLK PA15 input CN7 Pin17
#define PORT_NXDN GPIOA #define PORT_NXDN GPIOA
#define RCC_Per_NXDN RCC_AHB1Periph_GPIOA #define RCC_Per_NXDN RCC_AHB1Periph_GPIOA
#define PIN_POCSAG GPIO_Pin_12
#define PORT_POCSAG GPIOB
#define RCC_Per_POCSAG RCC_AHB1Periph_GPIOB
#define PIN_DSTAR GPIO_Pin_10 #define PIN_DSTAR GPIO_Pin_10
#define PORT_DSTAR GPIOB #define PORT_DSTAR GPIOB
#define RCC_Per_DSTAR RCC_AHB1Periph_GPIOB #define RCC_Per_DSTAR RCC_AHB1Periph_GPIOB
@ -523,6 +543,7 @@ DMR PA4 output CN8 Pin3
YSF PB0 output CN8 Pin4 YSF PB0 output CN8 Pin4
P25 PC1 output CN8 Pin5 P25 PC1 output CN8 Pin5
NXDN PA3 output CN9 Pin1 NXDN PA3 output CN9 Pin1
POCSAG PB12 output
RX PA0 analog input CN8 Pin1 RX PA0 analog input CN8 Pin1
RSSI PC0 analog input CN8 Pin6 RSSI PC0 analog input CN8 Pin6
@ -555,6 +576,10 @@ EXT_CLK PB8 input CN5 Pin10
#define PORT_NXDN GPIOA #define PORT_NXDN GPIOA
#define RCC_Per_NXDN RCC_AHB1Periph_GPIOA #define RCC_Per_NXDN RCC_AHB1Periph_GPIOA
#define PIN_POCSAG GPIO_Pin_12
#define PORT_POCSAG GPIOB
#define RCC_Per_POCSAG RCC_AHB1Periph_GPIOB
#define PIN_DSTAR GPIO_Pin_1 #define PIN_DSTAR GPIO_Pin_1
#define PORT_DSTAR GPIOA #define PORT_DSTAR GPIOA
#define RCC_Per_DSTAR RCC_AHB1Periph_GPIOA #define RCC_Per_DSTAR RCC_AHB1Periph_GPIOA